
# January 2005





# 2.5V 2M $\times$ 18 Pipelined SRAM with NTD $^{\rm TM}$


#### Features

- Organization: 2,097,152 words × 18 bits
- $NTD^{TM}$  architecture for efficient bus operation
- Fast clock speeds to 200 MHz
- Fast clock to data access: 3.2/3.5/3.8 ns
- Fast  $\overline{OE}$  access time: 3.2/3.5/3.8 ns
- Fully synchronous operation
- Pipelined mode

Logic block diagram

- Common data inputs and data outputs
- Asynchronous output enable control

- Available in 100-pin TQFP packages
- Byte write enables
- Clock enable for operation hold
- Multiple chip enables for easy expansion
- 2.5V core power supply
- Self-timed write cycles
- Interleaved or linear burst modes
- Snooze mode for standby operation



#### **Selection guide**

	-200	-166	-133	Units
Minimum cycle time	5	6	7.5	ns
Maximum clock frequency	200	166	133	MHz
Maximum clock access time	3.2	3.5	3.8	ns
Maximum operating current	450	400	350	mA
Maximum standby current	170	150	140	mA
Maximum CMOS standby current (DC)	90	90	90	mA

1/17/05, V 1.2



Org	Part Number	Mode	Speed
2MX18	AS7C252MPFS18A	PL-SCD	200/166/133 MHz
1MX32	AS7C251MPFS32A	PL-SCD	200/166/133 MHz
1MX36	AS7C251MPFS36A	PL-SCD	200/166/133 MHz
2MX18	AS7C252MPFD18A	PL-DCD	200/166/133 MHz
1MX32	AS7C251MPFD32A	PL-DCD	200/166/133 MHz
1MX36	AS7C251MPFD36A	PL-DCD	200/166/133 MHz
2MX18	AS7C252MFT18A	FT	7.5/8.5/10 ns
1MX32	AS7C251MFT32A	FT	7.5/8.5/10 ns
1MX36	AS7C251MFT36A	FT	7.5/8.5/10 ns
2MX18	AS7C252MNTD18A	NTD-PL	200/166/133 MHz
1MX32	AS7C251MNTD32A	NTD-PL	200/166/133 MHz
1MX36	AS7C251MNTD36A	NTD-PL	200/166/133 MHz
2MX18	AS7C252MNTF18A	NTD-FT	7.5/8.5/10 ns
1MX32	AS7C251MNTF32A	NTD-FT	7.5/8.5/10 ns
1MX36	AS7C251MNTF36A	NTD-FT	7.5/8.5/10 ns

# 2.5V 32 Mb Synchronous SRAM products list<sup>1,2</sup>

1 Core Power Supply:  $VDD = 2.5V \pm 0.125V$ 


2 I/O Supply Voltage: VDDQ =  $2.5V \pm 0.125V$ 

PL-SCD	:	Pipelined Burst Synchronous SRAM - Single Cycle Deselect
PL-DCD	:	Pipelined Burst Synchronous SRAM - Double Cycle Deselect
FT	:	Flow-through Burst Synchronous SRAM
NTD <sup>1</sup> -PL	:	Pipelined Burst Synchronous SRAM with NTD <sup>TM</sup>
NTD-FT	:	Flow-through Burst Synchronous SRAM with $NTD^{TM}$

<sup>1.</sup> NTD: No Turnaround Delay. NTD<sup>TM</sup> is a trademark of Alliance Semiconductor Corporation. All trademarks mentioned in this document are the property of their respective owners.

**Pin assignment** 

**100-pin TQFP - top view** 



#### **Functional description**

The AS7C252MNTD18A family is a high performance CMOS 32 Mbit synchronous Static Random Access Memory (SRAM) organized as 2,097,152 words  $\times$  18 bits and incorporates a LATE LATE Write.

This variation of the 32Mb+ synchronous SRAM uses the No Turnaround Delay  $(NTD^{TM})$  architecture, featuring an enhanced write operation that improves bandwidth over pipelined burst devices. In a normal pipelined burst device, the write data, command, and address are all applied to the device on the same clock edge. If a read command follows this write command, the system must wait for two 'dead' cycles for valid data to become available. These dead cycles can significantly reduce overall bandwidth for applications requiring random access or read-modify-write operations.

 $NTD^{TM}$  devices use the memory bus more efficiently by introducing a write latency which matches the two-cycle pipelined or one-cycle flow-through read latency. Write data is applied two cycles after the write command and address, allowing the read pipeline to clear. With  $NTD^{TM}$ , write and read operations can be used in any order without producing dead bus cycles.

Assert  $R/\overline{W}$  low to perform write cycles. Byte write enable controls write access to specific bytes, or can be tied low for full 18 bit writes. Write enable signals, along with the write address, are registered on a rising edge of the clock. Write data is applied to the device two clock cycles later. Unlike some asynchronous SRAMs, output enable  $\overline{OE}$  does not need to be toggled for write operations; it can be tied low for normal operations. Outputs go to a high impedance state when the device is de-selected by any of the three chip enable inputs. In pipelined mode, a two cycle deselect latency allows pending read or write operations to be completed.

Use the ADV (burst advance) input to perform burst read, write and deselect operations. When ADV is high, external addresses, chip select, R/W pins are ignored, and internal address counters increment in the count sequence specified by the  $\overline{LBO}$  control. Any device operations, including burst, can be stalled using the  $\overline{CEN}=1$ , the clock enable input.

The AS7C252MNTD18A operates with a 2.5V  $\pm$  5% power supply for the device core (V<sub>DD</sub>). These devices are available in a 100-pin TQFP package.

#### **TQFP** Capacitance

Parameter	Symbol	Test conditions	Min	Max	Unit
Input capacitance	$C_{IN}^{*}$	$V_{in} = 0V$	-	5	pF
I/O capacitance	°C <sub>I/O</sub>	$V_{in} = V_{out} = 0V$	-	7	pF

\*Guaranteed not tested

#### **TQFP** thermal resistance

Description	Conditions		Symbol	Typical	Units
Thermal resistance	Tost conditions follow standard test methods	1-layer	$\theta_{JA}$	40	°C/W
(junction to ambient) <sup>1</sup>	Test conditions follow standard test methods and procedures for measuring thermal	4-layer	$\theta_{JA}$	22	°C/W
Thermal resistance (junction to top of case) <sup>1</sup>	impedance, per EIA/JESD51		$\theta_{JC}$	8	°C/W

1 This parameter is sampled



#### **Signal descriptions**

Signal	I/O	Properties	Description
CLK	Ι	CLOCK	Clock. All inputs except $\overline{OE}$ , $\overline{LBO}$ , and ZZ are synchronous to this clock.
CEN	Ι	SYNC	Clock enable. When de-asserted high, the clock input signal is masked.
A, A0, A1	Ι	SYNC	Address. Sampled when all chip enables are active and $ADV/\overline{LD}$ is asserted.
DQ[a,b]	I/O	SYNC	Data. Driven as output when the chip is enabled and $\overline{OE}$ is active.
$\frac{\overline{\text{CE0}}, \text{CE1},}{\overline{\text{CE2}}}$	Ι	SYNC	Synchronous chip enables. Sampled at the rising edge of CLK, when $ADV/\overline{LD}$ is asserted. Are ignored when $ADV/\overline{LD}$ is high.
ADV/LD	Ι	SYNC	Advance or Load. When sampled high, the internal burst address counter will increment in the order defined by the $\overline{\text{LBO}}$ input value. When low, a new address is loaded.
R/W	Ι	SYNC	A high during LOAD initiates a READ operation. A low during LOAD initiates a WRITE operation. Is ignored when $ADV/\overline{LD}$ is high.
BW[a,b]	Ι	SYNC	Byte write enables. Used to control write on individual bytes. Sampled along with WRITE command and BURST WRITE.
OE	Ι	ASYNC	Asynchronous output enable. I/O pins are not driven when $\overline{OE}$ is inactive.
LBO	Ι	STATIC	Selects Burst mode. When tied to $V_{DD}$ or left floating, device follows interleaved Burst order. When driven Low, device follows linear Burst order. <i>This signal is internally pulled High</i> .
ZZ	Ι	ASYNC	Snooze. Places device in low power mode; data is retained. Connect to GND if unused.
NC	-	-	No connects.

#### **Snooze Mode**

SNOOZE MODE is a low current, power-down mode in which the device is deselected and current is reduced to  $I_{SB2}$ . The duration of SNOOZE MODE is dictated by the length of time the ZZ is in a High state.

The ZZ pin is an asynchronous, active high input that causes the device to enter SNOOZE MODE.

When the ZZ pin becomes a logic High,  $I_{SB2}$  is guaranteed after the time  $t_{ZZI}$  is met. After entering SNOOZE MODE, all inputs except ZZ is disabled and all outputs go to High-Z. Any operation pending when entering SNOOZE MODE is not guaranteed to successfully complete. Therefore, SNOOZE MODE (READ or WRITE) must not be initiated until valid pending operations are completed. Similarly, when exiting SNOOZE MODE during  $t_{PUS}$ , only a DESELECT or READ cycle should be given while the SRAM is transitioning out of SNOOZE MODE.



#### **Burst order**

Interleave	Linear burst order (LBO = 0)								
A1 A0 A1 A0 A1 A0				A1 A0		A1 A0	A1 A0	A1 A0	A1 A0
Starting address	0 0	0 1	1 0	1 1	Starting Address	0 0	0 1	1 0	1 1
First increment	0 1	0 0	1 1	1 0	First increment	0 1	1 0	1 1	0 0
Second increment	1 0	1 1	0 0	0 1	Second increment	1 0	1 1	0 0	0 1
Third increment	1 1	1 0	0 1	0 0	Third increment	11	0 0	0 1	1 0

# Synchronous truth table<sup>[5,6,7,8,9,11]</sup>

<b>CE0</b>	CE1	CE2	ADV/LD	R/W	BWn	OE	CEN	Address source	CLK	Operation	DQ	Notes
Н	Х	Х	L	Х	Х	Х	L	NA	L to H	DESELECT Cycle	High-Z	
Х	Х	Н	L	Х	Х	Х	L	NA	L to H	DESELECT Cycle	High-Z	
Х	L	Х	L	Х	Х	Х	L	NA	L to H	DESELECT Cycle	High-Z	
Х	Х	Х	Н	Х	Х	Х	L	NA	L to H	CONTINUE DESELECT Cycle	High-Z	1
L	Н	L	L	Н	Х	L	L	External	L to H	READ Cycle (Begin Burst)	Q	
Х	Х	Х	Н	Х	Х	L	L	Next	L to H	READ Cycle (Continue Burst)	Q	1,10
L	Н	L	L	Н	Х	Н	L	External	L to H	NOP/DUMMY READ (Begin Burst)	High-Z	2
Х	Х	Х	Н	Х	Х	Н	L	Next	L to H	DUMMY READ (Continue Burst)	High-Z	1,2,10
L	Н	L	L	L	L	Х	L	External	L to H	WRITE CYCLE (Begin Burst)	D	3
Х	Х	Х	Н	Х	L	Х	L	Next	L to H	WRITE CYCLE (Continue Burst)	D	1,3,10
L	Н	L	L	L	Н	Х	L	External	L to H	NOP/WRITE ABORT (Begin Burst)	High-Z	2,3
X	Х	Х	Н	Х	Н	X	L	Next	L to H	WRITE ABORT (Continue Burst)	High-Z	1,2,3, 10
Х	Х	Х	Х	Х	Х	Х	Н	Current	L to H	INHIBIT CLOCK	-	4

**Key**: X = Don't Care, H = HIGH, L = LOW.  $\overline{BW}n = H$  means all byte write signals ( $\overline{BW}a$  and  $\overline{BW}b$ ) are HIGH.  $\overline{BW}n = L$  means one or more byte write signals are LOW.

Notes:

1 CONTINUE BURST cycles, whether READ or WRITE, use the same control inputs. The type of cycle performed (READ or WRITE) is chosen in the initial BEGIN BURST cycle. A CONINUE DESELECT cycle can only be entered if a DESELECT CYCLE is executed first.

2 DUMMY READ and WRITE ABORT cycles can be considered NOPs because the device performs no external operation. A WRITE ABORT means a WRITE command is given, but no operation is performed.

 $3 \overline{OE}$  may be wired LOW to minimize the number of control signal to the SRAM. The device will automatically turn off the output drivers during a WRITE cycle.  $\overline{OE}$  may be used when the bus turn-on and turn-off times do not meet an application's requirements.

4 If an INHIBIT CLOCK command occurs during a READ operation, the DQ bus will remain active (Low-Z). If it occurs during a WRITE cycle, the bus will remain in High-Z. No WRITE operations will be performed during the INHIBIT CLOCK cycle.

5 BWa enables WRITEs to byte "a" (DQa pins); BWb enables WRITEs to byte "b" (DQb pins).

6 All inputs except  $\overline{OE}$  and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.

7 Wait states are inserted by setting  $\overline{\text{CEN}}$  HIGH.


8 This device contains circuitry that will ensure that the outputs will be in High-Z during power-up.

9 The device incorporates a 2-bit burst counter. Address wraps to the initial address every fourth BURST CYCLE.

10 The address counter is incremented for all CONTINUE BURST cycles.

11 ZZ pin is always Low in this truth table.

#### State diagram for NTD SRAM



#### **Absolute maximum ratings**

Parameter	Symbol	Min	Max	Unit
Power supply voltage relative to GND	V <sub>DD</sub> , V <sub>DDQ</sub>	-0.3	+3.6	V
Input voltage relative to GND (input pins)	V <sub>IN</sub>	-0.3	$V_{DD} + 0.3$	V
Input voltage relative to GND (I/O pins)	V <sub>IN</sub>	-0.3	$V_{DDQ} + 0.3$	V
Power dissipation	P <sub>d</sub>	-	1.8	W
Short circuit output current	I <sub>OUT</sub>	-	20	mA
Storage temperature	T <sub>stg</sub>	-65	+150	°C
Temperature under bias	T <sub>bias</sub>	-65	+135	°C

Stresses greater than those listed under "Absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect reliability.

#### **Recommended operating conditions**

Parameter	Symbol	Min	Nominal	Max	Unit
Supply voltage for inputs	V <sub>DD</sub>	2.375	2.5	2.625	V
Supply voltage for I/O	V <sub>DDQ</sub>	2.375	2.5	2.625	V
Ground supply	Vss	0	0	0	V



#### **DC** electrical characteristics

Parameter	Sym	Conditions	Min	Max	Unit
Input leakage current <sup>†</sup>	I <sub>LI</sub>	$V_{DD} = Max, OV \le V_{IN} \le V_{DD}$	-2	2	μΑ
Output leakage current	I <sub>LO</sub>	$OE \ge V_{IH}, V_{DD} = Max, OV \le V_{OUT} \le V_{DDQ}$	-2	2	μA
Input high (logic 1) voltage	V	Address and control pins	1.7*	V <sub>DD</sub> +0.3	V
input ingli (logic 1) voltage	V <sub>IH</sub>	I/O pins	1.7*	V <sub>DDQ</sub> +0.3	V
Input low (logic 0) voltage	V	Address and control pins	-0.3**	0.7	V
input low (logic 0) voltage	V <sub>IL</sub>	I/O pins	-0.3**	0.7	V
Output high voltage	V <sub>OH</sub>	$I_{OH} = -4 \text{ mA}, V_{DDQ} = 2.375 \text{ V}$	1.7	_	V
Output low voltage	V <sub>OL</sub>	$I_{OL} = 8 \text{ mA}, V_{DDQ} = 2.625 \text{ V}$	-	0.7	V

 $\label{eq:theta} \begin{array}{l} & + \overline{LBO} \text{ and } ZZ \text{ pins have an internal pull-up or pull-down, and input leakage} = \pm 10 \ \mu\text{A}. \\ & ^*\text{V}_{IH} \max < \text{VDD} + 1.5 \text{V for pulse width less than } 0.2 \ X \ t_{CYC} \\ & ^{**}\text{V}_{IL} \min = -1.5 \ \text{for pulse width less than } 0.2 \ X \ t_{CYC} \end{array}$ 

# I<sub>DD</sub> operating conditions and maximum limits

Parameter	Sym	Test conditions	-200	-166	-133	Unit
Operating power supply current <sup>1</sup>	I <sub>CC</sub>	$\label{eq:ceo} \begin{split} \overline{CE0} &\leq V_{IL},  CE1 \geq V_{IH},  \overline{CE2} \leq V_{IL},  f = f_{Max}, \\ I_{OUT} &= 0   mA,  ZZ \leq V_{IL} \end{split}$	450	400	350	mA
Standby power supply current	I <sub>SB</sub>	All $V_{IN} \le 0.2V$ or $\ge V_{DD} - 0.2V$ , Deselected, f = f <sub>Max</sub> , ZZ $\le V_{IL}$	170	150	140	
	I <sub>SB1</sub>	$\begin{array}{l} Deselected, \ f=0, \ ZZ \leq 0.2V, \\ all \ V_{IN} \leq 0.2V \ or \geq V_{DD} - 0.2V \end{array}$	90	90	90	mA
	I <sub>SB2</sub>	$ \begin{array}{l} \text{Deselected, } f = f_{Max}, ZZ \geq V_{DD} - 0.2V, \\ \text{all } V_{IN} \leq V_{IL} \text{ or } \geq V_{IH} \end{array} $	80	80	80	

 $1~~I_{CC}$  given with no output loading.  $I_{CC}$  increases with faster cycle times and greater output loading.




# Timing characteristics over operating range

	-200		00	-166		-133			
Parameter	Sym	Min	Max	Min	Max	Min	Max	Unit	Notes <sup>1</sup>
Clock frequency	F <sub>MAX</sub>	_	200	_	166	_	133	MHz	
Cycle time	t <sub>CYC</sub>	5	_	6	_	7.5	—	ns	
Clock access time	t <sub>CD</sub>	-	3.2	_	3.5	_	3.8	ns	
Output enable low to data valid	t <sub>OE</sub>	-	3.2	_	3.5	_	3.8	ns	
Clock high to output low Z	t <sub>LZC</sub>	0	_	0	_	0	—	ns	2,3,4
Data output invalid from clock high	t <sub>OH</sub>	1.5	—	1.5	—	1.5	—	ns	2
Output enable low to output low Z	t <sub>LZOE</sub>	0	_	0	_	0	_	ns	2,3,4
Output enable high to output high Z	t <sub>HZOE</sub>	_	3.0	_	3.4	_	3.8	ns	2,3,4
Clock high to output high Z	t <sub>HZC</sub>	-	3.0	_	3.4	_	3.8	ns	2,3,4
Output enable high to invalid output	t <sub>OHOE</sub>	0	—	0	—	0	—	ns	
Clock high pulse width	t <sub>CH</sub>	2.0	—	2.4	—	2.4	—	ns	5
Clock low pulse width	t <sub>CL</sub>	2.0	—	2.4	—	2.4	—	ns	5
Address and Control setup to clock high	t <sub>AS</sub>	1.4	—	1.5	—	1.5	—	ns	6
Data setup to clock high	t <sub>DS</sub>	1.4	—	1.5	—	1.5	—	ns	6
Write setup to clock high	t <sub>WS</sub>	1.4	—	1.5	—	1.5	—	ns	6, 7
Chip select setup to clock high	t <sub>CSS</sub>	1.4	—	1.5	—	1.5	—	ns	6, 8
Address hold from clock high	t <sub>AH</sub>	0.4	_	0.5	_	0.5	—	ns	6
Data hold from clock high	t <sub>DH</sub>	0.4	—	0.5	—	0.5	—	ns	6
Write hold from clock high	t <sub>WH</sub>	0.4	—	0.5	—	0.5	—	ns	6, 7
Chip select hold from clock high	t <sub>CSH</sub>	0.4	—	0.5	—	0.5	—	ns	6, 8
Clock enable setup to clock high	t <sub>CENS</sub>	1.4	—	1.5	—	1.5	-	ns	6
Clock enable hold from clock high	t <sub>CENH</sub>	0.4	—	0.5	—	0.5	_	ns	6
ADV setup to clock high	t <sub>ADVS</sub>	1.4	—	1.5	—	1.5	—	ns	6
ADV hold from clock high	t <sub>ADVH</sub>	0.4	—	0.5	—	0.5	-	ns	6

1 See "Notes" on page 15


#### **Snooze Mode Electrical Characteristics**

Description	Conditions	Symbol	Min	Max	Units
Current during Snooze Mode	$ZZ \ge V_{IH}$	I <sub>SB2</sub>		80	mA
ZZ active to input ignored		t <sub>PDS</sub>	2		cycle
ZZ inactive to input sampled		t <sub>PUS</sub>	2		cycle
ZZ active to SNOOZE current		t <sub>ZZI</sub>		2	cycle
ZZ inactive to exit SNOOZE current		t <sub>RZZI</sub>	0		




# R

#### Timing waveform of write cycle






#### Timing waveform of read/write cycle



Note:  $\dot{Y} = XOR$  when  $\overline{LBO} = high/no$  connect.  $\dot{Y} = ADD$  when  $\overline{LBO} = low$ .  $\overline{BW[a:d]}$  is don't care.








# 


# Timing waveform of snooze mode



Thevenin equivalent:

#### **AC test conditions**

- Output load: For t<sub>LZC</sub>, t<sub>LZOE</sub>, t<sub>HZOE</sub>, and t<sub>HZC</sub>, see Figure C. For all others, see Figure B.
- Input pulse level: GND to 2.5V. See Figure A.
- Input rise and fall time (measured at 0.25V and 2.25V): 2 ns. See Figure A.
- Input and output timing reference levels: 1.25V.




#### Notes

- 1) For test conditions, see "AC test conditions", Figures A, B, and C
- 2) This parameter measured with output load condition in Figure C.
- 3) This parameter is sampled, but not 100% tested.
- 4)  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZC}$  is less than  $t_{LZC}$  at any given temperature and voltage.
- 5)  $t_{CH}$  is measured high above  $V_{IH},$  and  $t_{CL}$  is measured low below  $V_{IL}$
- 6) This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK. All other synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of CLK when chip is enabled.
- 7) Write refers to  $R/\overline{W}$  and  $\overline{BW[a,b]}$ .
- 8) Chip select refers to  $\overline{CE0}$ , CE1, and  $\overline{CE2}$ .

# Package dimensions

# 100-pin quad flat pack (TQFP)

	TQFP					
	Min	Max				
A1	0.05	0.15				
A2	1.35	1.45				
b	0.22	0.38				
с	0.09	0.20				
D	13.90	14.10				
E	19.90	20.10				
е	0.65 nominal					
Hd	15.90	16.10				
He	21.90	22.10				
L	0.45	0.75				
L1	1.00 nominal					
α	0° 7°					
Dimensi	ons in mi	llimeters				





#### **Ordering information**

Package & Width	-200 MHz	-166 MHz	–133 MHz		
TQFP x 18	AS7C252MNTD18A-200TQC	AS7C252MNTD18A-166TQC	AS7C252MNTD18A-133TQC		
	AS7C252MNTD18A-200TQI	AS7C252MNTD18A-166TQI	AS7C252MNTD18A-133TQI		

Note:

Add suffix 'N' to the above part number for Lead Free Parts (Ex. AS7C252MNTD18A-200TQCN)

#### Part numbering guide

AS7C	25	<b>2M</b>	NTD	18	Α	-XXX	TQ	C/I	X
1	2	3	4	5	6	7	8	9	10

- 1. Alliance Semiconductor SRAM prefix
- 2. Operating voltage: 25 = 2.5V
- 3. Organization: 2M = 2Meg
- 4. NTD<sup>™</sup> = No Turn-Around Delay. Pipelined mode
- 5. Organization:  $18 = x \ 18$
- 6. Production version: A = first production version
- 7. Clock speed (MHz)
- 8. Package type: TQ = TQFP
- 9. Operating temperature:  $C = commercial (0^{\circ} C to 70^{\circ} C); I = industrial (-40^{\circ} C to 85^{\circ} C)$
- 10. N = Lead Free Part



Alliance Semiconductor Corporation 2575, Augustine Drive, Santa Clara, CA 95054 Tel: 408 - 855 - 4900 Fax: 408 - 855 - 4999 www.alsc.com

Copyright © Alliance Semiconductor All Rights Reserved Part Number: AS7C252MNTD18A Document Version: V 1.2

© Copyright 2003 Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.